So my HDL playing has been partially converting nand2tetris HDL into actual Verilog so that I can hopefully put it on an actual FPGA, and I've managed to get as far as loading my ALU into yosys and generating a nice diagram of it and y'all, it looks pretty rad! Check it out!

(Spoilers for I guess, don't look too closely if you don't want to know how I put my ALU together!)

· · Web · 0 · 0 · 1
Sign in to participate in the conversation

cybrespace: the social hub of the information superhighway jack in to the mastodon fediverse today and surf the dataflow through our cybrepunk, slightly glitchy web portal support us on patreon or liberapay!