I dunno what y'all are doing with your Monday nights, but I'm playing with HDLs for the first time in a decade and just figured out the reason I couldn't find any docs on this VHDL keyword is becuase Verilog and VHDL are different things 🙃

Turns out reading docs about the language you're actually writing in is super helpful!

· · Web · 0 · 0 · 2
Sign in to participate in the conversation

cybrespace: the social hub of the information superhighway jack in to the mastodon fediverse today and surf the dataflow through our cybrepunk, slightly glitchy web portal support us on patreon or liberapay!